

ABSTRACT

In a MOS transistor, the drain capacitance is reduced by forming a lateral trench underneath the drain. This is typically done by using an anisotropic wet etch process
5 in a $\langle 110 \rangle$ direction of a $\langle 100 \rangle$ orientation wafer.